Abstract
Introduction
Electromigration (EM) has been the major wear-out failure mechanism in integrated circuit (IC) interconnects for both open and short failures. During the past years a number of research works have been performed for EMrelated reliability issues such as modeling of degradation and lifetime prediction [1] . However, almost all of them were focusing on the pre-fabrication interconnect, which means the circuit interconnect after fabrication is identical to the one designed in layout. Unfortunately, so far this has not been the case in practice, because of the existence of minor deformations and defects in all the fabricated interconnect lines in ICs due to imperfections in the manufacturing process.
These physical defects generally fall into two major categories: global defects, those that affect multiple ICs across a relatively large area of the wafer and local defects, those that affect a relatively small area of the IC. Global defects include line dislocations and fabrication process control errors, which are usually called "systematic defects". For example, the width variations of interconnect traces are systematic defects. Such defects can be easily detected early in the manufacturing process.
Furthermore, for a mature fabrication process, these defects are due to process control errors, which can be minimized through careful cause-effect analysis. Local defects originate from distinct, usually complicated and frequently uncontrollable processes in the fabrication and thus can be considered random. It includes silicon substrate inhomogeneities, local surface contaminations, and photolithographic point defects [2] . This type of defects is the primary target of interconnect EM process evaluation.
Current density and temperature are two major driving forces during the EM crack initiation and growth in a certain IC interconnect. The moving electrons supply the kinetic energy to metal ions and the temperature elevation works exponentially releasing ions from their equilibrium positions. With a physical defect present on an interconnect trace, the cross-section area at the defect site is correspondingly reduced resulting in an increased current density, which in turn can significantly accelerate the EM damage. During the experiments in [3] by J. R. Lloyd et al, for sample metal stripes with a defect of 90% of the line width, 75 of total 80 open failures happened at or near the defect site with all the rest 5 failures due to the pad structures (special cases) under various current densities and temperatures. This result clearly proved that physical defects on the IC interconnects are critical in EM-related degradation processes. Modeling and simulation incorporating these random defects are thus very important in terms of reliability evaluation for both interconnects and circuits.
Incorporation of physical defects in interconnect EM degradation

Impact of physical defects on EM degradation
To better understand the physical defect on IC interconnects, a schematic in Figure 1 shows the overview of a random defect crack on an interconnect trace. random defect Due to the defect, the width of the line is reduced to d′ from d and so is the cross-section area. This causes an increase in the current density, so-called the current crowding. During the EM process, the metal ions obtain the kinetic energy transferred from moving electrons to form mass flow. Thus with the increased current density, more energy is transferred to the ions and the EM degradation can be directly accelerated.
From the energy perspective, as the current density increases the local temperature rises in the defect area causing a much more unstable and disturbed status. For example, the activation energy for metal ions to run off their original equilibrium positions is much reduced. This change basically follows an exponential function resulting in a very fast and significant acceleration in EM damage.
For the above reasons, the analysis of physical defects on IC interconnects is crucial for EM reliability evaluation.
Incorporation of physical defects in ARET modules
ARET is a complete CAD tool for IC reliability evaluation under electromigration and hot-carrier effect [4] . It contains the physics-of-failure models for both mechanisms. Through a hierarchical approach ARET can simulate degradations in both circuit-level and component-level specs, and predict the expected lifetimes as well. In addition, ARET can also identify the reliability hotspots, which means the components in the circuit most likely to cause circuit-level failure under failure mechanisms. This is a very useful feature for IC designfor-reliability.
In order to be able to simulate the EM degradation of interconnect with physical defects, some existing modules in ARET were upgraded. Both current density and temperature change at the defect area are re-evaluated based on a partition process. The incorporation of physical defects in EM degradation basically proceeds in four major steps: 1) Partition the interconnect trace into "defect-free" and "defective" segments based on the location(s) where defects are introduced. 2) Calculate the current density in each interconnect segment.
3) Modify the structural factors at the metal grain boundaries of the perfect segment(s) and defective segment(s). 4) Determine the thermal profile at the defect site(s).
To check the upgraded EM model some simulation results by ARET on Al-5%Cu sample stripes are listed in the table below compared with the measured data [3] . Totally three groups of sample stripes with 20 ~ 24 stripes in each group were set up: group A -defect-free samples under a current density of 25 mA/um 2 and 270 °C; group B -samples with a 90%-defect under a current density of 25 mA/um 2 and 312 °C; and group C -samples with a 90%-defect under a current density of 10 mA/um 2 and 250 °C, where the 90%-defect means the defect size is 90% of the stripe width. The mean time-to-failure (MTTF) was simulated and the failure positions were recorded. The rest of three failures were at sense pads. Table 1 shows a very good consistency of the results from simulation with the measured data. The deviations in MTTF for both simulations and measurements were due to difference in the material properties of every single stripe, such as the grain structural factor. The results also prove that, if the sizes of physical defects are comparable to the line width, it will often be the major cause for final break-ups.
Using the upgraded ARET, a pure aluminum interconnect traces was evaluated as following with 1um mean grain size assumed. The trace was 118um long, 5um wide and 2um thick. Totally four cases were simulated: defect-free, 20%-defect, 50%-defect, and 80%-defect, where again the 20%-defect means the defect size is 20% of the line width and so on. The base temperature of the simulation was 200°C and a constant 300mA current was being conducted through the interconnect trace. The simulation results are shown in the figure below.
Figure 2. EM degradations of a pure Al trace
with different defects As it can be observed, the bigger the defect size, from 0% to 80%, the shorter the interconnect lifetime, and the smaller resistance change is observed before the final break-up. This phenomenon is due to the larger current density and the higher local temperature at the defect site. This result is fully consistent with our analyses in previous sections.
System-level degradation of interconnect with physical defects
Based on the simulation results using ARET, the resistance degradation of single interconnect line before the line is completely broken is about 10% ~ 50%. However, because the interconnect resistance itself is very small, this change mostly does not make any meaningful contribution to overall circuit system-level properties until the line is open. For a 300um long and 5um wide aluminum trace with a thickness of 2 um, if it is defectfree the total resistance is around 0.81 ohm and the degradation can be as much as 0.4 ohm, which makes the degraded total resistance 1.21 ohm, while in a circuit the resistances of resistors are usually at least hundreds of ohms. Thus, the interconnect resistance degradation due to EM will not be able to make any meaningful difference on the electrical stress distribution, such as the currents flowing through the interconnect lines. This leads to the conclusion that, before the interconnect is completely open, the EM degradation process on a certain interconnect line is basically independent of the EM processes on other lines in the circuit, and the growth of one EM crack is independent of other degradation sites on the same interconnect line as well. For the same reason the circuit performance, such as the gain of an op-amp, will not be meaningfully affected until the final interconnect break-up comes out.
According to the simulations in previous sections, this means, the interconnect line will be most likely to break up due to the damage at the worst-case defect site, usually the biggest physical defect. The contributions of the other defects on the same line with sizes less than or same as the biggest one, and those on other interconnect lines, can be simply ignored. Further more, under the interconnect degradation the circuit will fail at the time that the first interconnect break-up happens. To prove and demonstrate the above conclusions, some simulations were conducted using ARET tool on an 118um long, 5um wide, and 2um thick aluminum trace. The base temperature was 300 °C and the current was 50 mA DC. The results are as following. In Table 2 , as the defect size increases from 1 um to 3 um, the lifetime (time to open) decreases by more than 50%. However, as long as the 3um defect stays as the biggest defect, any combination with other defect sizes does not contribute to the overall lifetime significantly. It can be concluded that the final break-up is due to the 3um defect growing independently.
For the case that different interconnect lines are involved, a 2-stage op-amp circuit was simulated. Three of the interconnect traces in the circuit, r1 with a 3um defect, r2 with a 4um defect, and r3 with a 3.5um defect were involved. The simulation results are shown in Table  3 below. interconnect resistance degradation is too small to affect the electrical stress conditions at other interconnect lines in the circuit. From the circuit performance perspective under interconnect degradation, the circuit will fail when any of its interconnect lines becomes open due to EM. This is demonstrated by the simulation results shown in Figure 3 . In the figure interconnects r1, r2, and r3 were simulated separately first. The op-amp (gain) was then simulated with all three interconnects degrading simultaneously. It can be seen that the op-amp failed at the same time that interconnect r2 broke up, although r1 and r3 had not reached their failure points. The simulations also show that, before the line was open and the op-amp failed, the degradation of the gain due to the interconnect degradations was so small, from 90.971 to 90.968, that it can be completely ignored. 
A probability model to predict circuit failure under EM degradation
Defect size distribution and relative probability
Due to the close dependence on uncontrollable process parameters, it is very difficult to generate a complete physical model for local defects such as the photolithographic defects. However, in this work it has been shown that modeling can be accomplished by a statistical process. Due to the significantly different roles that defects with different sizes play in the interconnect EM degradation process, the defect size distribution and relative occurrence must be determined. A number of people at IBM have made experimental effort to determine this distribution. In G. F. Guhman's work at IBM, Burlington, defects in memory chips were counted using optical microscope and the relative occurrences were recorded. A mathematical function then must be fitted to these data describing the defect size distribution D(x), where x represents the defect size. This distribution can be related to the relative probability distribution h(x) by
where D is the average defect density. In C. H. Stapper's work [5] , a normalized defect probability distribution was given by 2 0
where 0 x is a process-dependent fitting parameter and can be determined from the measured data as [6] 4
is the mean of the measured defect size distribution. Thus the relative probability distribution can be described as in Figure 4 . This distribution function has been frequently used in IC yield models. Test results have shown that 3 = n gives an excellent fit with the measurements, especially for metal defects [5] . This value will be used throughout this work giving the probability distribution as 
Probability of defect present on interconnect
In order to determine the probabilities that defects with different sizes are present on certain interconnect, the continuous relative probability ) (x h has to be quantized at some key defect sizes, which result in significantly different interconnect lifetimes. The ICs under reliability evaluation are supposed to pass the wafer test and burn-in test, in which the global and serious local defects are detected and screened out. Therefore the defects in this stage are all potential failure seeds with relatively smaller sizes. Also, since the "bamboo structure" has totally different failure mechanism from the other defect sizes, this case has to be considered separately. Thus a series of n key defect sizes are selected as following
where BB x represents the defect size causing "bamboo structure" and n x is the biggest defect size possibly present under certain situation. It must then be normalized and gives the relative probability of a key defect i to be present on the interconnect line as following.
By substituting equation (4) into (5) the relative probability becomes 
where L is the interconnect length and L D L is a positive integer. For the case that L D L is not an integer, the following discussion is employed to prove that equation (7) still stands correct.
For the case
, from the perspective of probability theory, the probability of defect i present on this line L can be described as
. In Taylor's expansion, the following series exists
By using Taylor's series and ignoring the higher-order items, equation (7) then becomes
which is simply the probability derived from probability theory when
Model implementation based on defect probability
A probability model for system-level failure prediction can thus be developed based on the following conclusions drawn from the analyses and simulation results in previous sections:
1) The fabrication induced physical defects are responsible for most of the final EM failures of interconnect. Without considering the special cases such as the "bamboo structure", as the on line defect size increases the statistically expected interconnect lifetime decreases.
2) The growth of interconnect defect due to EM can be approximately considered to be independent of other possible defects on the same line and those on other interconnect lines in the circuit. 3) Since the interconnect resistance change caused by EM degradation is negligible compared with other resistances in the circuit, the circuit-level specifications do not show noticeable degradations until the time that the first interconnect failure happens. For any interconnect line subject to EM damage in a given circuit, first the expected interconnect lifetime (to open) under circuit operating condition is evaluated for every possible presence of n key size defects, respectively, including the special defect-free case. These key defect sizes are selected based on their significant impacts on interconnect lifetime. Then the corresponding defect probability is calculated using equation (6)& (7) with given process information such as mean defect line density. Based on the fact that with the presence of the bigger defect the smaller ones do not have meaningful contribution to the overall lifetime, the next step is, starting from the biggest defect, i=n, to calculate the corresponding contribution by n n t P , where n P is the true probability that the interconnect has at least one defect n on it and n t is the interconnect lifetime with only one defect n on it. Taking the same process to 1 − = n i , since the defect n-1 only works when defect n is NOT present, the contribution has to be calculated in the form . Repeating this process until i=0, which means the interconnect line is defect-free, and summarizing these contributions, the statistically expected interconnect lifetime is obtained as After all interconnect lines in the circuit are analyzed by equation (10), the circuit overall lifetime then can be evaluated based on the conclusion that the circuit will fail at the time the first interconnect open failure happens.
An example of circuit lifetime prediction
This model has been fully realized and integrated in ARET. The following is an example to demonstrate the application of this model and all results are obtained from simulations using ARET.
In this example an analog op-amp was used as the circuit under EM reliability evaluation. For simplicity three of its metal interconnect lines, r1, r2, and r3, were selected as the group subject to EM damage. Among these interconnect traces, r1, r2 were at output and r3 was at input of the circuit, and the rest of the circuit was assumed to be EM damage-free. Based on the experiments conducted by Z. Stamenkovic et al [6] , a value of 0.01/um was taken as the mean defect line density. All three interconnects were assumed to be pure aluminum traces having same geometries: 118um long, 5um wide, and 2um thick. The temperature was 300 °C. Also, by presimulations using ARET, defect sizes 1.5um, 3um, and 4um were shown as the most significant key sizes in terms of interconnect lifetime. The evaluation results are listed in Table 4 . This result shows that at the time = 185.3 hours, interconnect r4 will be most likely to break up first and result in a circuit failure. This op-amp circuit has been fabricated as a test structure to validate the simulation result with experimental data of accelerated stress test.
Conclusions
Because of the uncontrollable processes in integrated circuit fabrication, physical defects inside the fabricated ICs are inevitable, which in turn play a critical role in interconnect EM wear-out by accelerating the growth of interconnect crack exponentially. Based on this understanding, the ARET tool was upgraded and the simulation results have shown a good agreement with published experimental data. A statistical approach was proposed and a probability model has been developed in this work. This model has been integrated in the ARET tool to statistically predict the post-fabrication integrated circuit lifetime under interconnect EM degradation.
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